

# KM4111/KM4121

## 0.2mA, Low Cost, +2.7V & +5V, 260MHz Rail-to-Rail Amplifiers

### Features


- 208 $\mu$ A supply current
- 35MHz bandwidth
- Power down to  $I_s = 35\mu$ A (KM4121)
- Fully specified at +2.7V and +5V supplies
- Output voltage range: 0.08V to 4.88V;  $V_s = +5$
- Input voltage range: -0.3V to +3.8V;  $V_s = +5$
- 27V/ $\mu$ s slew rate
- $\pm 8.5$ mA linear output current
- $\pm 13$ mA short circuit output current
- 21nV/ $\sqrt{\text{Hz}}$  input voltage noise
- Directly replaces MAX4281
- Small package options (SOT23-5 and SOT23-6)

### Applications


- Portable/battery-powered applications
- A/D buffer
- Active filters
- Signal conditioning
- Portable test instruments

### KM4111/KM4121 Packages

#### SOT23-5 (KM4111)




#### SOT23-6 (KM4121)



### General Description

The KM4111 (single) and KM4121 (single with disable) are ultra-low power, low cost, voltage feedback amplifiers. These amplifiers use only 208 $\mu$ A of supply current and are designed to operate on +2.7V, +5V, or  $\pm 2.5$ V supplies. The input voltage range extends 300mV below the negative rail and 1.2V below the positive rail.

The KM4111 offers high bipolar performance at a low CMOS price. The KM4111 offers superior dynamic performance with a 35MHz small signal bandwidth and 27V/ $\mu$ s slew rate. The combination of lowpower, high bandwidth, and rail-to-rail performance make the KM4111 well suited for battery-powered communication/computing systems.



## KM4111/KM4121 Electrical Characteristics ( $V_s = +2.7V$ , $G = 2$ , $R_L = 2k\Omega$ to $V_s/2$ , $R_f = 2.5k\Omega$ ; unless noted)

PARAMETERS	CONDITIONS	TYP	MIN & MAX	UNITS	NOTES
Case Temperature		+25°C	+25°C		
<b>Frequency Domain Response</b>					
-3dB bandwidth	$G = +1, V_O = 0.05V_{pp}$	28		MHz	1
full power bandwidth	$G = +2, V_O < 0.2V_{pp}$	15		MHz	
gain bandwidth product	$G = -1, V_O = 2V_{pp}$	7		MHz	
		16		MHz	
<b>Time Domain Response</b>					
rise and fall time	0.2V step	16		ns	
settling time to 0.1%	1V step	140		ns	
overshoot	2V step, $G = -1$	1		%	
slew rate	2V step, $G = -1$	20		V/ $\mu$ s	
<b>Distortion and Noise Response</b>					
2nd harmonic distortion	$1V_{pp}, 100kHz$	85		dBc	
3rd harmonic distortion	$1V_{pp}, 100kHz$	63		dBc	
THD	$1V_{pp}, 100kHz$	62		dB	
input voltage noise	>10kHz	23		nV/ $\sqrt{Hz}$	
<b>DC Performance</b>					
input offset voltage		0.8	$\pm 5$	mV	2
average drift		11		$\mu$ V/ $^{\circ}C$	
input bias current		0.37	1.3	$\mu$ A	2
average drift		1		nA/ $^{\circ}C$	
input offset current		8	130	nA	2
power supply rejection ratio	DC	60	56	dB	2
open loop gain		65	56	dB	2
quiescent current		185	245	$\mu$ A	2
<b>Disable Characteristics</b>					
turn on time		1		$\mu$ s	
turn off time		3.5		$\mu$ s	
off isolation	1MHz	74		dB	
quiescent current		13		$\mu$ A	
<b>Input Characteristics</b>					
input resistance		>10		M $\Omega$	
input capacitance		1.4		pF	
input common mode voltage range		-0.3 to 1.5		V	
common mode rejection ratio	DC, $V_{cm} = 0V$ to $V_s - 1.5$	92	65	dB	2
<b>Output Characteristics</b>					
output voltage swing	$R_L = 10k\Omega$ to $V_s/2$	0.06 to 2.62	0.2 to 2.4	V	2
linear output current	$R_L = 2k\Omega$ to $V_s/2$	0.08 to 2.6		V	
short circuit output current		$\pm 8$		mA	
power supply operating range		$\pm 12.5$	2.5 to 5.5	mA	
		2.7		V	

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

### NOTES:

- 1) For  $G = +1$ ,  $R_f = 0$ .
- 2) 100% tested at +25°C.

## Absolute Maximum Ratings

supply voltage	0 to +6V
maximum junction temperature	+175°C
storage temperature range	-65°C to +150°C
lead temperature (10 sec)	+260°C
operating temperature range (recommended)	-40°C to +85°C
input voltage range	+ $V_s$ +0.5V; - $V_s$ -0.5V
internal power dissipation	see power derating curves

## Package Thermal Resistance

Package	$\theta_{JA}$
5 lead SOT23	256°C/W
6 lead SOT23	230°C/W

## KM4111/KM4121 Electrical Characteristics ( $V_s = +5V$ , $G = 2$ , $R_L = 2k\Omega$ to $V_s/2$ , $R_f = 2.5k\Omega$ ; unless noted)









PARAMETERS	CONDITIONS	TYP	MIN & MAX	UNITS	NOTES
Case Temperature		+25°C	+25°C		
<b>Frequency Domain Response</b>					
-3dB bandwidth	$G = +1, V_O = 0.05V_{pp}$	35		MHz	1
full power bandwidth	$G = +2, V_O < 0.2V_{pp}$	18		MHz	
gain bandwidth product	$G = -1, V_O = 2V_{pp}$	8		MHz	
		20		MHz	
<b>Time Domain Response</b>					
rise and fall time	0.2V step	13		ns	
settling time to 0.1%	2V step	140		ns	
overshoot	2V step, $G = -1$	1		%	
slew rate	2V step, $G = -1$	27		V/ $\mu$ s	
<b>Distortion and Noise Response</b>					
2nd harmonic distortion	$2V_{pp}, 100kHz$	78		dBc	
3rd harmonic distortion	$2V_{pp}, 100kHz$	66		dBc	
THD	$2V_{pp}, 100kHz$	65		dB	
input voltage noise	>10kHz	21		nV/ $\sqrt{Hz}$	
<b>DC Performance</b>					
input offset voltage		-1.5	$\pm 5$	mV	2
average drift		20		$\mu$ V/ $^{\circ}$ C	
input bias current		0.37	1.3	$\mu$ A	2
average drift		1		nA/ $^{\circ}$ C	
input offset current		7	130	nA	2
power supply rejection ratio	DC	60	56	dB	2
open loop gain		62	56	dB	2
quiescent current		208	260	$\mu$ A	2
<b>Disable Characteristics</b>					
turn on time		0.7		$\mu$ s	
turn off time		4.5		$\mu$ s	
off isolation	1MHz	72		dB	
quiescent current		35		$\mu$ A	
<b>Input Characteristics</b>					
input resistance		>10		M $\Omega$	
input capacitance		1.2		pF	
input common mode voltage range		-0.3 to 3.8		V	
common mode rejection ratio	DC, $V_{cm} = 0V$ to $V_s - 1.5$	95	65	dB	2
<b>Output Characteristics</b>					
output voltage swing	$R_L = 10k\Omega$ to $V_s/2$	0.08 to 4.88	0.2 to 4.7	V	2
linear output current	$R_L = 2k\Omega$ to $V_s/2$	0.1 to 4.8		V	
short circuit output current		$\pm 8.5$		mA	
power supply operating range		$\pm 13$	2.5 to 5.5	mA	
		5		V	

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.








### NOTES:

- 1) For  $G = +1$ ,  $R_f = 0$ .
- 2) 100% tested at +25°C.

**KM4111/KM4121 Performance Characteristics** ( $V_S = +5V$ ,  $G = 2$ ,  $R_L = 2k\Omega$  to  $V_S/2$ ,  $R_f = 2.5k\Omega$ ; unless noted)



**KM4111/KM4121 Performance Characteristics** ( $V_s = +5V$ ,  $G = 2$ ,  $R_L = 2k\Omega$  to  $V_o/2$ ,  $R_f = 2.5k\Omega$ ; unless noted)




**General Description**

The KM4111 is a single supply, general purpose, voltage-feedback amplifier fabricated on a complementary bipolar process. The KM4111 offers 35MHz unity gain bandwidth, 27V/ $\mu$ s slew rate, and only 208 $\mu$ A supply current. It features a rail-to-rail output stage and is unity gain stable.

The design utilizes a patent pending topology that provides increased slew rate performance. The common mode input range extends to 300mV below ground and to 1.2V below  $V_S$ . Exceeding these values will not cause phase reversal. However, if the input voltage exceeds the rails by more than 0.5V, the input ESD devices will begin to conduct. The output will stay at the rail during this overdrive condition.

The design uses a Darlington output stage. The output stage is short circuit protected and offers "soft" saturation protection that improves recovery time.

The typical circuit schematic is shown in Figure 1.



**Figure 1: Typical Configuration**


**Enable/Disable Function (KM4121)**

The KM4121 offers an active-low disable pin that can be used to lower its supply current. Leave the pin floating to enable the part. Pull the disable pin to the negative supply (which is ground in a single supply application) to disable the output. During the disable condition, the nominal supply current will drop to below 40 $\mu$ A and the output will be at high impedance with about 2pF capacitance.

**Power Dissipation**

The maximum internal power dissipation allowed is directly related to the maximum junction temperature. If the maximum junction temperature exceeds 150°C, some reliability degradation will occur. If the maximum junction temperature exceeds 175°C for an extended time, device failure may occur.


The KM4111 is short circuit protected. However, this may not guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions. Follow the maximum power derating curves shown in Figure 2 to ensure proper operation.



**Figure 2: Power Derating Curves**

**Overdrive Recovery**

For an amplifier, an overdrive condition occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The KM4111 will typically recover in less than 20ns from an overdrive condition. Figure 3 shows the KM4111 in an overdriven condition.



**Figure 3: Overdrive Recovery**

**Driving Capacitive Loads**

A small series resistance ( $R_S$ ) at the output of the amplifier, illustrated in Figure 4, will improve stability and settling performance.




Figure 4: Typical Topology for driving a capacitive load

**Layout Considerations**

General layout and supply bypassing play major roles in high frequency performance. Fairchild has evaluation boards to use as a guide for high frequency layout and to aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include 6.8μF and 0.01μF ceramic capacitors
- Place the 6.8μF capacitor within 0.75 inches of the power pin
- Place the 0.01μF capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts shown in Figure 6 for more information.

**Evaluation Board Information**

The following evaluation boards are available to aid in the testing and layout of this device:

Eval Board	Description	Products
KEB002	Single Channel, Dual Supply 5 & 6 lead SOT23	KM4111IT5, KM4121IT6

Evaluation board schematics and layouts are shown in Figure 5 and Figure 6.

The KEB002 evaluation board is built for dual supply operation. Follow these steps to use the board in a single supply application:

1. Short -Vs to ground
2. Use C3 and C4, if the -Vs pin of the KM4111 or KM4121 is not directly connected to the ground plane.




Figure 5: Evaluation Board Schematic

### KM4111/KM4121 Evaluation Board Layout




Figure 6a: KEB002 (top side)






Figure 6b: KEB002 (bottom side)

### KM4111/KM4121 Package Dimensions

#### SOT23-5



#### SOT23-6



## Ordering Information

Model	Part Number	Package	Container	Pack Qty
KM4111	KM4111IT5	SOT23-5	Partial Reel	<3000
KM4111	KM4111IT5TR3	SOT23-5	Reel	3000
KM4121	KM4121IT6	SOT23-6	Partial Reel	<3000
KM4121	KM4121IT6TR3	SOT23-6	Reel	3000

Temperature range for all parts: -40°C to +85°C

For additional information regarding our products, please visit the CADEKA at: [cadeka.com](http://cadeka.com)

**CADEKA Headquarters** Loveland, Colorado

T: 970.663.5452

T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, and COMLINEAR and the COMLINEAR logo design, are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2001 by CADEKA Microcircuits LLC. All rights reserved.

